In this paper we propose a framework for the testing of system-on-chip (SOC), which includes a set of design algorithms to deal with test scheduling, tc. 7st access mechanism design, test sets selection, test parallelization, and test resource placement. The approach minimizes the test application time and the cost of the test access mechanism while considering constraints on tests, power consumption and test resources. The main feature of our approach is that it provides an integrated design environment to treat several different tasks at the ,same time, which were traditionally dealt with as separate problems. Experimental results shows the efJiciency and the usefulness of the proposed technique.
Introduction
The increasing complexity of digital systems has led to the need of extensive testing and long test application times. It is therefore important to schedule the tests as concurrently as possible and to design an access mechanism for efficient transportation of test data in the system under test.
When developing the test schedule, conflicts and limitations must be carefully considered. For instance, the tests may be in conflict with each other due to the sharing of test resources; and power consumption must be controlled, otherwise the system may be damaged during test. Furthermore, test resources such as external testers support a limited number of scan-chains and have a limited test memory which also introduce constraints on test scheduling. For the test designer, it is also important to get an early impression on the systems overall test characteristics in order to develop an efficient test solution.
Research has been going on in developing techniques for test scheduling, test access mechanism design and testability analysis. For example, a technique to help the designer determine the test schedule for SOC with Built-In Self-Test (BIST) is proposed by Benso et al. [ I ] . In this paper, we combine and generalize several approaches in order to create a framework for SOC testing where:
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tests are scheduled to minimize the test time, a test access mechanism is designed and minimized, test sets for each block with test resource are selected, test resources are floor-planned, arid tests are parallelized (i.e. long scan-chains are divided into several scan-chains of shorter length). Furthermore, the above tasks are performed under test, power consumption and test resource constraints.
The rest of the paper is organised as follows. After an overview of related work in Section 2, a system modelling technique is introduced in Section 3. Factors affecting the test scheduling and an algorithm which takes them into account in test scheduling and test access mechanism design are then presented in Section 4 and 5, respectively. The paper is concluded with experimental results and conclusions in Section 6 and 7.
Related Work
Zorian proposes a test scheduling technique for fully BISTed systems where test time is minimized while power complexity of the test controller, tests are scheduled in sessions where no new tests are allowed to start until all tests in a session are completed. Furthermore, tests at blocks placed physically close to each other are grouped in the same test session in such a way that the same control line can be used for all tests in a group. The advantage is that the routing of control lines is minimized.
In 
System Modelling
An example of a system under test is given in Figure 1 where each core is placed in a wrapper in order to achieve efficient test isolation and to ease (, v are given for each of the tests. The maximal and minimal degree of parallelization for a test is given by par,,,, and par,,,;,, which determine how much a scan-chain may be divided. For instance, if p~r,,,,(b3~)=2 and par,,,j,,(b31)=l for block 1 at core 3 in Figure 1 , then the scan flip-flops are connected into a single scan-chain @ar(bgl)=l) or two scan-chains @ar(b3,)=2).
The SOC Test Issues
In this section the different issues considered by our SOC test framework are discussed.
Test Scheduling
Scheduling the tests means that the start time and end time for each test is determined in order to satisfy all constraints. In our approach, the test bus used to transport the test data is also determined by the scheduling algorithm. The basic difference of our scheduling approach compared to previously proposed approaches is illustrated in Figure 2 completed. In their approaches test3 and test4 would not be allowed to be scheduled as in Figure 2 . However, in the approach proposed by Muresan et al.
[6], test3 is allowed to be scheduled as in Figure 2 if it is completed no later than testl. It means that test4 is still not allowed to be started before test1 finishes.
In our approach it is optional if tests may start before all tests in a session are completed or not. If it is allowed, test3 and test, can be scheduled as in Figure 2 , which gives more flexibility, but entails usually a more complex test controller.
Let a schedule S be an ordered set of tests such that:
{ S ( r ; ) < S ( t j ) p $ r u r r ( t ; )
2 tsrurr(tJ), i * j , vr; E S, V t j E SI, where S(t;) defines the position of test ti in S; tsfan(t,) denotes the time when test ti is scheduled to start, and tendti) its completion time:
t e f l ( j ( t ; ) = fsrurr(t;) + f r e s r ( f ; ) .
For each test, ti, the start time and the bus for test data transportation have to be determined before it is inserted into the schedule, S.
Let the Boolean function scheduled(ti, timel, time2) be true if test ti is scheduled in such a way that the test time overlaps with the time interval [timel, timez], i.e.,
{ti E S A y ( t c n d ( t i )
< time, v t s r u , r ( t i ) > time2)}. ,
An example to illustrate the function scheduled for a set of scheduled tests is shown in Figure 3 .
The Boolean function scheduled(ri, timel, time2) is true if a source ri is used by a test 'j between timeI and time2, i.e.:
{ 3 t j E Slri = source(tj) A scheduled(tj, time,, time2)}.
A similar definition is used if a sink ri is scheduled (used -timel time2 time where bus(tj) is the set of wires allocated for test 5. where scheduled(t,, time)=scheduled(t,, time, time).
Power Dissipation
As an example, applying the function psch(timel, time2)
on the schedule for a system with 4 tests as in Figure 2 , with timel and time2 as indicated in the figure, returns presr(testl)
,,(testj) + p l~~e ( b l o c k ( t e s t 2 ) ) + p l~~~( b l u c~( f e s t~) )
since it gives the peak power consumption between timel and timez.
In our approach, the maximal power consumption should not exceed the power constraint, pmux, for a schedule to be accepted. That is, P,,h(o, m) 2 pmU.
Test Source Limitations
A test generator may use a memory for storing the test patterns. In particular, external test generators use such a memory with a limited size which may lead to additional constraints on test scheduling [ 121.
The function memoty,lloC(rj, timel, time2) gives the peak allocated memory between timel and time2 for a given source r;, i.e.: 
Test Floor-planning
In the general case it is not feasible to assume that all cores can be tested with only one BIST structure. A block may be tested by several test sets produced and analyzed at different test resources. Furthermore, test resources may be shared among several blocks at different cores. It is therefore important to consider the routing of the test data access mechanism. And an efficient placement of test resources in thc system under test must be created in order to minimize tb-routing cost associated with the test access mechanism.
Test Set Selection
Each test set is defined by a test source and a test sink. For a test set, its test power consumption, test memory requirement and test application time are defined as discussed in Section 3. We assume that an arbitrary number of test sets can be used to test a block.
Due to that the test resources are defined for each test set it is possiblc to make a comparison of different test sets not only in terms of the number of test vectors but also in respect to test resources and test memory requirement. This information should be taken into account in our algorithm.
Test Parallelization
The test time for a test may be reduced if it is parallelized. This is because dividing a scan-chain into several scanchains of shorter length will shorten the test application time. Formulas for calculating the test time for scan-based designs are defined by Aertes et al. [ 1 11. Similar to Aertes et al. we assume that the scan-chain may be divided into equal portions. To simplify the problem, the degree of parallelization is assumed to be linear with respect to test time and test power consumption. The test time f'rest(tj) for a test ti after parallelization is given by:
where trrSr(tr) is the test time when parallelization=l and par(block(tJ) is the degree of parallelization for the block where t, is applied.
Assuming that the product timexpower is constant, we let the test power p'lesr(t,) for a test tl after parallelization be given by:
P'tes,(t,) = P t r s , ( l , ) x par(blocQt,)),
where prest(t,) is the test power when parallelization=l .
The parallelization at a block can not be different for different test sets; the original scan-chain can not be divided into n chains at one moment and to m chains at another rnoment where mfn. The function par(b,,) denotes the common parallelization degree at block b,,.
Test Access Mechanism
A test infrastructure transports, and controls the transportation of, test data in the system under test. It transports test pattems from test sources to the blocks and the test response from the blocks to the test sinks.
The test designer faces mainly two problems, namely: designing and routing the test access mechanism and scheduling the test data transportation. The system can be modelled as a directed graph, G=(VA), where Vconsists of the set of blocks, B, the set of test sources, R,,,,,,, and the set of test sinks, Rsink, i.e.
An arc a;cA between two vertices vi and vj indicates a test access mechanism (a wire) where it is possible to transport test data from vi to vj. Initially no test access mechanism exists in the system, i.e. A=D. However, if the functional infrastructure may be used, it can be included in A initially.
When adding a test access mechanism between a test source and a core or between a core and a test sink, and the test data has to pass through another core, c;, several routing options are possible: 1. through the logic of core c; using the transparent mode of the core; 2. through an optional bypass structure of core c;; and 3. around core ci where the access mechanism is not connected to the core. The advantage of altematives 1 and 2 above is that the test access mechanism can be reused. However, a delay may be introduced when the core is in transparent mode or its bypass structure is used. A test wrapper such as the Testshell has a clocked by-pass structure and the impact on the test time using it is analyzed by Aertes et al. [I I] .
In the following, we assume that by-pass may be solved by a non-delay mechanism or that the delay due to clocked by-pass is negligible.
A test wire wi is a path of edges {(vo,vI),.,(v,.l,v,)) where VOE R, , , , , and v ,~ Rsink. Let Ayg be defined as l y ( v j ) -y ( v j ) l and Axjj as Ix(vi) -x ( v j ) l , where x(vi) and y(vi) are the x-placement respectively the v-placement for a vertex vi.
Initially, the test resources may not be placed. In this case, their placement must be determined by our algorithm described in the next section.
The distance between vertex vi and vertex vj is given by:
The information of the nearest core in four direction, north, east, south and west, are stored for each vertex and the function south(vJ of vertex vi gives the closest vertex south of vi and it is defined as:
V=BuRsourceuRsink.
sourh(v,) = {(%> I )
The functions north (vJ, east(vi) and west(vi) are defined in similar ways. The function insert (vi, vj) inserts a directed arc from vertex vi to vertex v, ifand only If the following is true:
(south (vj, v j ) v north(vj, vi) v west(vj, vi) v east(vj, v,) }.
The function closest (vi, vj) gives a vertex, Vk, which is in the neighbourhood of vi and has the shortest distance to v j The function udd (vi, vi) adds arcs from vi to vi in the following way: (1) find vk=closest (vi, vi) ; ( 2 ) add a wire from vi to V k ; (3)if vk= vi. terminate otherwise let vi=vk and go to (1).
The Algorithm
In this section the issues discussed above are combined into an algorithm. The algorithm assumes that the tests are initially sorted according to a key k which characterizes power@), test time(t) or powerxtest time@xt).
Let P be an ordered set with the tests ordered based on the key k. If new tests are allowed to be scheduled even if all tests in a session are not completed the function nexttime (t,ld) gives the next time where it is possible to schedule a test:
{ t e n d ( t , ) l m i n ( t , , d ( t i ) ) , told < t e n d ( t i ) , V t , E SI, ( t , , d ( t i ) l m a x ( f e , d ( t i ) ) , fold < t e f l d ( t j ) ,
Qt; E SI.
The algorithm is depicted in Figure 4 and it can basically be divided into four 
e f l d ) ) / / ? ( c u r ) j , bandwidth(vu, time, t e n d ) -bandwidthull,,( vu, rime, t e n d ) ,
which is the minimum among the available power and the available bandwidth of the test source.
A check is also made to determine if all constraints are fulfilled, i.e. it is possible to schedule test cur at time:
' 39 ($E BT,ikA+ E SAcurE BTik) checks that another block test set for current block IS not used, pur2par,,,,,(b$ checks that the current parallelization degree is larger than the minimal level, yscheduled (v,, time, ten(/) checks that the test source is not scheduled during time to ten, [, -scheduled(v,, time, fend) -scheduled ( vu, 0, t,,d)f10or-plan v', at V b ; -mheduled( vc, 0, te,d) (v,, vb),dist(vb, vc) ); $(move<min(extend, new x p a r ) ) vr v,.=min(dist(v,, vb), dist(vb v J ) , dist(v,, vb)>o, addpar(v,) wires between v ,~ and v,.; if(vx=source(cur) w,=add(v,, vb) + add (vb, vc) ; schedule cur and remove cur from P; time = nexttirneftime). Then the placement of the test resources are checked. If the test resources are placed it is checked if they are to be moved.
When the placement of the test resources for the selected test is determined, the corresponding test access mechanism is designed and routed. The basic question is if some existing wires can be used or new wires must be added.
If no routed connection is available connecting all required blocks, the distance for adding a completely new connection is re-calculated due to a possible moving of test resources.
The extend wire step in the algorithm extends needed parts to connect the test resources and block with a given wire.
The computational complexity for the above algorithm, where the test access mechanism design is excluded in order to make it comparable with other approaches, comes mainly from sorting the tests and the two loops. The sorting can be performed using a sorting algorithm at O(nx1og n). The worst case for the loops occurs when only one test is scheduled in each iteration resulting in a complexity given by:
The total worst case execution time is nxlog + n2/2 +n/2 which is of O(n2). For instance, the approach by Garg et al. [3] and by Chakrabarty [4] both have a worst case complexity of o (~~) .
Experimental Results
We have performed experiments to show the efficiency of the proposed algorithm.
Benchmarks
We have used the System S presented by 
Test Scheduling
We have compared our algorithm using initial sorting based on power@), time(t) and powerxtime(pxt) with the approaches proposed by Zorian can start even if all tests are not fully completed in the current test session. In all cases our technique achieve better solutions, see Table 3 . Finally, the results on an industrial design are in 
Test Resource Placement
In the ASIC Z design all blocks have their own dedicated BIST structure. Let us assume that all ROM blocks share one BIST structure and all RAM memories share another BIST structure; the rest of the blocks have their own dedicated BIST structure. Using our placement strategy the test resources in ASIC Z will be placed as in Figure 5 . 
Test Access Mechanism Design
Assume the floor-planning of ASIC Z as in Figure 5 where each block is placed according to its (x, y) coordinates. For instance, RAM2 is placed at (10, 20) , which means that the center of RAM2 has x-coordinate 10, and y-coordinate 20.
Assume that all tests are scan-based tests applied with an external tester allowing a maximum of 8 scan chains to operate concurrently.
In this experiment we allow a new test to start even if all tests are not completed, see results in Table 4 .
The test schedule and the test bus schedule achieved with initial sorting of tests according to powerxtime and considering idle power is in Figure 7 . The total test access mechanism length is 360 units and it is routed as in Figure 6 . All 
Conclusions
For complex systems such as SOCs, it is a difficult problem for the test designer to develop an efficient test solution due
to the large number of factors involved. In this paper we propose a framework where several test-related factors are considered in an integrated manner in order to support the test designer to develop an efficient test solution for a complex system. An algorithm has been defined and implemented, and experiments have been performed to show its efficiency.
